

Product Overview

The NSI8200 devices are high reliability bidirectional isolators that are compatible with I²C interface. The NSI8200 devices are safety certified by UL1577 support several withstand isolation voltages (3.75kV_{RMS}, 5kV_{RMS}, 8kV_{RMS}), while providing high electromagnetic immunity and low emissions at low power consumption. The I²C clock frequency of the NSI8200 is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/μs. Wide supply voltage of the NSI8200 device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

Key Features

- Up to 5000V_{RMS} Insulation voltage
- I²C Clock rate: up to 2MHz
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 150kV/μs
- Chip level ESD: HBM: ±6kV
- High system level EMC performance:
Enhanced system level ESD, EFT, Surge immunity
- Low power consumption: 3.35mA/ch (2 MHz)
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:
SOP8
SOW16
SOWW8

Safety Regulatory Approvals

- UL recognition:
 - SOP8: 3750V_{RMS} for 1 minute per UL1577
 - SOW16: 5000V_{RMS} for 1 minute per UL1577

- SOWW8: 8000V_{RMS} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA Component Acceptance Notice 5A
- DIN VDE V 0884-11:2017-01

Applications

- Power over ethernet
- Isolated I²C, SMBus, or PMBus interface
- I²C level shifting
- Battery Management

Device Information

Part Number	Package	Body Size (NOM)
NSI8200-DSPR	SOP8	4.90mm × 3.90mm
NSI8200-DSWR	SOW16	10.30mm × 7.50mm
NSI8200-DSWWAR	SOWW8	6.25mm × 13.60mm

Functional Block Diagrams




Figure 1. NSI8200-DSPR & NSI8200-DSWWAR Block Diagram




Figure 2. NSI8200-DSWR Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	5
3. ESD RATINGS	5
4. RECOMMENDED OPERATING CONDITIONS	5
5. THERMAL CHARACTERISTICS	6
6. SPECIFICATIONS	6
6.1. ELECTRICAL CHARACTERISTICS	6
6.2. TYPICAL PERFORMANCE CHARACTERISTICS.....	9
6.3. PARAMETER MEASUREMENT INFORMATION.....	10
7. HIGH VOLTAGE FEATURE DESCRIPTION	12
7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS	12
7.2. INSULATION CHARACTERISTICS.....	13
7.3. REGULATORY INFORMATION	16
8. FUNCTION DESCRIPTION	17
8.1. OVERVIEW.....	17
8.2. PROTECTION FEATURES	18
8.3. FUNCTIONAL MODES	18
9. APPLICATION NOTE.....	19
9.1. PCB LAYOUT.....	19
10. PACKAGE INFORMATION	20
11. ORDER INFORMATION.....	23
12. DOCUMENTATION SUPPORT.....	23
13. TAPE AND REEL INFORMATION	24
14. REVISION HISTORY.....	30

1. Pin Configuration and Functions




Figure 1. 1 NSI8200-DSPR & NSI8200-DSWWAR Package

Table 1. 1 NSI8200-DSPR & NSI8200-DSWWAR Pin Configuration and Description

NSI8200-DSPR & NSI8200- DSWWAR PIN NO.	SYMBOL	DESCRIPTION
1	VDD ₁	Power Supply for Isolator Side 1
2	SDA ₁	Serial data input /output, Side 1
3	SCL ₁	Serial clock input /output, Side 1
4	GND ₁	Ground 1, the ground reference for Isolator Side 1
5	GND ₂	Ground 2, the ground reference for Isolator Side 2
6	SCL ₂	Serial clock input /output, Side 2
7	SDA ₂	Serial data input /output, Side 2
8	VDD ₂	Power Supply for Isolator Side 2




Figure 1. 2 NSI8200-DSWR Package

Table 1. 2 NSI8200-DSWR Pin Configuration and Description

NSI8200-DSWR PIN NO.	SYMBOL	DESCRIPTION
1	GND ₁	Ground 1, the ground reference for Isolator Side 1
2,4,8,13,15	NC	No Connection
3	VDD ₁	Power Supply for Isolator Side 1
5	SDA ₁	Serial data input /output, Side 1
6	SCL ₁	Serial clock input /output, Side 1
7	GND ₁	Ground 1, the ground reference for Isolator Side 1
9	GND ₂	Ground 2, the ground reference for Isolator Side 2
10	GND ₂	Ground 2, the ground reference for Isolator Side 2
11	SCL ₂	Serial clock input /output, Side 2
12	SDA ₂	Serial data input /output, Side 2
14	VDD ₂	Power Supply for Isolator Side 2
16	GND ₂	Ground 2, the ground reference for Isolator Side 2

2. Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	MAX	UNIT
Power Supply Voltage	VDD ₁ , VDD ₂	-0.5	6.5	V
Maximum Input Voltage	SCL _x , SDA _x	-0.4	VDD+0.4 ¹	V
Maximum Input Pulse Voltage	SCL _x , SDA _x	-0.8	VDD+0.8 ²	V
Output current	I _O	-15	15	mA
Ambient Temperature	T _A	-40	125	°C
Junction Temperature	T _J	-40	150	°C
Storage Temperature	T _{stg}	-65	150	°C

1. The maximum voltage must not exceed 6.5V.
2. Pulse width should be less than 100ns, and the duty cycle should be less than 10%.

3. ESD Ratings

	Ratings	Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD ● All pins	±6	kV
	Charged device model (CDM), per AEC-Q100-011-RevB ● All pins	±2	kV

4. Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Power Supply Voltage	VDD ₁ , VDD ₂	2.5		5.5	V
Operating Temperature	T _A	-40		125	°C
Side1 High Level Input Voltage	V _{IH1}	0.5		0.63	V
Side1 Low Level Input Voltage	V _{IL1}	0.44		0.56	V
Side2 High Level Input Voltage	V _{IH2}	0.7*VDD ₂			V
Side2 Low Level Input Voltage	V _{IL2}			0.3*VDD ₂	V
Data Rate	DR			2	MHz

5. Thermal Characteristics

PARAMETER	Symbol	SOW16	SOP8	SOWW8	UNIT
Junction-to-Air Thermal Resistance	$R_{\theta JA}$	86.5	137.7	78.9	°C/W
Junction-to-case (top) thermal resistance	$R_{\theta JC(\text{top})}$	49.6	54.9	41.6	°C/W
Junction-to-board thermal resistance	$R_{\theta JB}$	49.7	71.7	43.6	°C/W

6. Specifications

6.1. Electrical Characteristics

($VDD_1=2.5V\sim5.5V$, $VDD_2=2.5V\sim5.5V$, $T_A=-40^{\circ}\text{C}$ to 125°C . Unless otherwise noted, Typical values are at $VDD_1=VDD_2=3.3V$, $T_A=25^{\circ}\text{C}$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	COMMENT
Power on Reset	VDD_{POR}		2.2		V	POR threshold as during power-up
	VDD_{HYS}		0.1		V	POR threshold Hysteresis
Start Up Time after POR	t_{START}		40		μs	
Common Mode Transient Immunity	CMTI	± 100	± 150		kV/μs	See Figure 6.9
Input leakage current	I_{LI}	-15		15	μA	$V_{SDA1}=V_{SCL1}=VDD_1$, $V_{SDA2}=V_{SCL2}=VDD_2$
Side 1 Logic Level						
Input Threshold	V_{ILT1}	440		560	mV	Input Threshold at falling edge
	V_{IHT1}	500		630	mV	Input Threshold at rising edge
	V_{IT_HYS1}		50	130	mV	Input Threshold Hysteresis
Low Level Output Voltage	V_{OL1}	650		800	mV	$R_{PULL\ UP}=1k\Omega$
Low-level output voltage to high-level input voltage threshold difference	ΔV_{OIT1}	70	150		mV	
Side 2 Logic Level						
High Level Input Voltage	V_{IH2}	0.7*	VDD_2		V	
Low Level Input Voltage	V_{IL2}			0.3*	VDD_2	
Low Level Output Voltage	V_{OL2}			500	mV	$I_{OL} \leq 30\text{mA}$

($VDD_1=5V \pm 10\%$, $VDD_2=5V \pm 10\%$, $T_A=-40^\circ C$ to $125^\circ C$. Unless otherwise noted, Typical values are at $VDD_1=VDD_2=5V$, $T_A=25^\circ C$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	COMMENT
Supply current	$I_{DD1}(Q0)$		5.40	6.6	mA	All Input 0V
	$I_{DD2}(Q0)$		4.32	5.2	mA	
	$I_{DD1}(Q1)$		2.94	3.8	mA	All Input at supply
	$I_{DD2}(Q1)$		1.89	2.7	mA	
	$I_{DD1}(2M)$		3.21	4.6	mA	All Input with 2MHz, $C_{L1}=C_{L2}=10pF$
	$I_{DD2}(2M)$		2.37	4.1	mA	
Data Rate	DR			2	MHz	
Propagation Delay	t_{PLH12}		39	59	ns	See Figure 6.7, $R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=C_{L2}=10pF$
	t_{PHL12}		38	57	ns	See Figure 6.7, $R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=C_{L2}=10pF$
	t_{PLH21}		70.5	106	ns	See Figure 6.7, $R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=C_{L2}=10pF$
	t_{PHL21}		36	54	ns	See Figure 6.7, $R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=C_{L2}=10pF$
Pulse Width Distortion	PWD_{12}		1	53	ns	$ t_{PHL12} - t_{PLH12} $
	PWD_{21}		35	53	ns	$ t_{PHL21} - t_{PLH21} $
Falling Time	t_{f1}		5.9	10	ns	$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.7* VDD_1 to 0.3* VDD_1
			11.5	19		$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.9* VDD_1 to 900mV
	t_{f2}		7.4	12	ns	$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.7* VDD_2 to 0.3* VDD_2
			16.8	26		$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.9* VDD_1 to 400mV

($VDD_1=3.3V \pm 10\%$, $VDD_2=3.3V \pm 10\%$, $T_A=-40^\circ C$ to $125^\circ C$. Unless otherwise noted, Typical values are at $VDD_1=VDD_2=3.3V$, $T_A=25^\circ C$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	COMMENT
Supply current	$I_{DD1}(Q0)$		5.4	6.5	mA	All Input 0V
	$I_{DD2}(Q0)$		4.2	5.1	mA	
	$I_{DD1}(Q1)$		2.8	3.7	mA	All Input at supply
	$I_{DD2}(Q1)$		1.8	2.6	mA	
	$I_{DD1}(2M)$		3.6	4.7	mA	All Input with 2MHz, $C_{L1}=C_{L2}=10pF$

	I _{DD2} (2M)		3.1	4	mA	
Data Rate	DR			2	MHz	
Propagation Delay	t _{PLH12}		38.9	59	ns	See Figure 6.7, R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =C _{L2} =10pF
	t _{PHL12}		40.8	62	ns	See Figure 6.7, R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =C _{L2} =10pF
	t _{PLH21}		65.1	98	ns	See Figure 6.7, R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =C _{L2} =10pF
	t _{PHL21}		49.9	75	ns	See Figure 6.7, R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =C _{L2} =10pF
Pulse Width Distortion	PWD ₁₂		1.9	53	ns	t _{PHL12} - t _{PLH12}
	PWD ₂₁		16.1	53	ns	t _{PHL21} - t _{PLH21}
Falling Time	t _{f1}		9.26	17	ns	R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =40pF, C _{L2} =400pF, 0.7*VDD ₁ to 0.3*VDD ₁
			15.6	27		R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =40pF, C _{L2} =400pF, 0.9*VDD ₁ to 900mV
	t _{f2}		9.6	15	ns	R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =40pF, C _{L2} =400pF, 0.7*VDD ₂ to 0.3*VDD ₂
			20.2	31		R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =40pF, C _{L2} =400pF, 0.9*VDD ₁ to 400mV

(VDD₁=2.5V± 10%, VDD₂=2.5V± 10%, T_A=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD₁=VDD₂= 2.5V, T_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	COMMENT
Supply current	I _{DD1} (Q0)		5.3	6.5	mA	All Input 0V
	I _{DD2} (Q0)		4.2	5.1	mA	
	I _{DD1} (Q1)		2.8	3.7	mA	All Input at supply
	I _{DD2} (Q1)		1.7	2.5	mA	
	I _{DD1} (2M)		3.75	4.7	mA	All Input with 2MHz, C _{L1} =C _{L2} =10pF
	I _{DD2} (2M)		3.1	3.9	mA	
Data Rate	DR			2	MHz	
Propagation Delay	t _{PLH12}		38.5	58	ns	See Figure 6.7, R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =C _{L2} =10pF
	t _{PHL12}		45.6	68	ns	See Figure 6.7, R ₁ =1.5kΩ, R ₂ =150Ω, C _{L1} =C _{L2} =10pF

	t_{PLH21}		65.4	98	ns	See Figure 6.7, $R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=C_{L2}=10pF$
	t_{PHL21}		71.4	107	ns	See Figure 6.7, $R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=C_{L2}=10pF$
Pulse Width Distortion	PWD_{12}		7.2	53	ns	$ t_{PHL12} - t_{PLH12} $
	PWD_{21}		6.1	53	ns	$ t_{PHL21} - t_{PLH21} $
Falling Time	t_{f1}		21.4	34	ns	$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.9*VDD ₁ to 900mV
	t_{f2}		11.6	18	ns	$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.7*VDD ₂ to 0.3*VDD ₂
			21.8	33		$R_1=1.5k\Omega$, $R_2=150\Omega$, $C_{L1}=40pF$, $C_{L2}=400pF$, 0.9*VDD ₁ to 400mV

6.2. Typical Performance Characteristics




Figure 6.1 t_{PLH12} Rising Edge Propagation Delay Vs Temperature




Figure 6.2 t_{PHL12} Falling Edge Propagation Delay Vs Temperature




Figure 6.3 t_{PLH21} Rising Edge Propagation Delay Vs Temperature




Figure 6.4 t_{PHL21} Falling Edge Propagation Delay Vs Temperature




Figure 6.5 t_{f1} ($0.9 \cdot VDD_1$ to 900mV) Falling time(@40pF) Vs Temperature




Figure 6.6 t_{f2} ($0.7 \cdot VDD_2$ to $0.3 \cdot VDD_2$) Falling time(@400pF) Vs Temperature

6.3. Parameter Measurement Information




Figure 6.7 Switching Characteristic Test Circuit




Figure 6.8 Timing Diagram




Figure 6.9 Common-Mode Transient Immunity Test Circuit

7. High Voltage Feature Description

7.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value			Unit	Comments
		SOP8	SOW16	SOWW8		
Minimum External Clearance	CLR	4	8	15	mm	IEC 60664-1:2007
Minimum External Creepage	CPG	4	8	15	mm	IEC 60664-1:2007
Distance Through Insulation	DTI	28			μm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600			V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I				IEC 60664-1

Description	Test Condition	Value		
		SOP8	SOW16	SOWW8
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 150\text{V}_{\text{rms}}$	I to IV	I to IV	I to IV
	For Rated Mains Voltage $\leq 300\text{V}_{\text{rms}}$	I to IV	I to IV	I to IV
	For Rated Mains Voltage $\leq 600\text{V}_{\text{rms}}$	I to IV	I to IV	I to IV
	For Rated Mains Voltage $\leq 1000\text{V}_{\text{rms}}$	I to III	I to III	I to III
Climatic Classification		40/125/21		
Pollution Degree per DIN VDE 0110,		2		

7.2. Insulation Characteristics

Description	Test Condition	Symbol	Value			Unit
			SOP8	SOW16	SOWW8	
Maximum repetitive isolation voltage		V_{IORM}	565	2121	2121	V_{PEAK}
Maximum working isolation voltage	AC Voltage	V_{IOWM}	400	1500	1500	V_{RMS}
	DC Voltage		565	2121	2121	V_{DC}
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini}=60\text{ s}$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10\text{ s}$.	q_{pd}	<5	<5		pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60\text{ s}$, $V_{pd(m)}=1.6*V_{IORM}$, $t_m=10\text{ s}$					pC
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1\text{ s}$ $V_{pd(m)}=1.875*V_{IORM}$, $t_m=1\text{ s}$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)					pC
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini}=60\text{ s}$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10\text{ s}$.	q_{pd}	<5	<5		pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60\text{ s}$, $V_{pd(m)}=1.3*V_{IORM}$, $t_m=10\text{ s}$					pC
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1\text{ s}$ $V_{pd(m)}=1.5*V_{IORM}$, $t_m=1\text{ s}$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)					pC
Maximum transient isolation voltage	$t = 60\text{ sec}$	V_{IOTM}	5300	8000	12000	V_{PEAK}
Maximum impulse voltage	Tested in air, 1.2/50 μs waveform per IEC62368-1	V_{IMP}	5384	7700	7700	V_{PEAK}

Description	Test Condition	Symbol	Value			Unit
			SOP8	SOW16	SOWW8	
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50μs waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	V_{IOSM}	7000	10000	10000	V_{PEAK}
Isolation resistance	$V_{IO} = 500V, T_{amb}=25^{\circ}C$	R_{IO}	$>10^{12}$	$>10^{12}$	$>10^{12}$	Ω
	$V_{IO} = 500V, 100^{\circ}C \leq T_{amb} \leq 125^{\circ}C$	R_{IO}	$>10^{11}$	$>10^{11}$	$>10^{11}$	Ω
	$V_{IO} = 500V, T_{amb}=T_s$	R_{IO}	$>10^9$	$>10^9$	$>10^9$	Ω
Isolation capacitance	$f = 1MHz$	C_{IO}	0.8	0.8	0.8	pF
Safety total power dissipation	$V_i = 5.5V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$	P_s	908	1445	1584	mW
Safety input, output, or supply current	$\theta_{JA} = 137.7^{\circ}C/W$ for SOP8, $V_i = 5.5V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$	I_s	165	/	/	mA
	$\theta_{JA} = 86^{\circ}C/W$ for SOW16, $V_i = 5.5V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$		/	262.7	/	mA
	$\theta_{JA} = 78.9^{\circ}C/W$ for SOWW8, $V_i = 5.5V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$		/	/	288	mA
Maximum safety temperature		T_s	150	150	150	$^{\circ}C$
UL1577						
Insulation voltage per UL	$V_{TEST} = V_{ISO}$, $t = 60 s$ (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1 s$ (100% production test)	V_{ISO}	3750	5000	8000	V_{RMS}




Figure 7.1 NSI8200-DSPR Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-17




Figure 7.2 NSI8200-DSWR Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-17




Figure 7.3 NSI8200-DSWWAR Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-17

7.3. Regulatory Information

The NSI8200-DSPR are approved by the organizations listed in table.

CUL		VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-17	Certified according to GB4943.1
Single Protection, 3750V _{RMS} Isolation voltage	Single Protection, 3750V _{RMS} Isolation voltage	Basic Insulation $V_{IORM}=565\text{Vpeak}$ $V_{IOTM}=5300\text{Vpeak}$ $V_{IOSM}=7000\text{Vpeak}$	Basic insulation
File (E500602)	File (E500602)	File (pending)	File (pending)

The NSI8200-DSWR are approved by the organizations listed in table.

CUL		VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-17	Certified according to GB4943.1
Single Protection, 5000V _{RMS} Isolation voltage	Single Protection, 5000V _{RMS} Isolation voltage	Reinforced $V_{IORM}=2121\text{Vpeak}$ $V_{IOTM}=8000\text{Vpeak}$ $V_{IOSM}=10000\text{Vpeak}$	Reinforced insulation
File (E500602)	File (E500602)	File (pending)	File (CQC20001264939)

The NSI8200-DSWWAR are approved by the organizations listed in table.

CUL		VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-17	Certified according to GB4943.1
Single Protection, 8000V _{RMS} Isolation voltage	Single Protection, 8000V _{RMS} Isolation voltage	Reinforced $V_{IORM}=2121\text{Vpeak}$ $V_{IOTM}=12000\text{Vpeak}$ $V_{IOSM}=10000\text{Vpeak}$	Reinforced insulation
File (pending)	File (pending)	File (pending)	File (pending)

8. Function Description

8.1. Overview

The NSI8200 is a bidirectional isolator based on a capacitive isolation barrier technique. The NSI8200 devices are compatible with I²C interface. Internally, the I²C interface is split into two unidirectional channels communicating in opposing directions via a dedicate capacitive isolation channel for each. The digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the receiver side.

The NSI8200 devices are high reliability dual-channel bidirectional isolators for clock and data lines. The NSI8200 is suitable for multi-master application.

The Side 2 logic levels of NSI8200 are standard I²C value, and the maximum load for side 2 is $\leq 400\text{pF}$. So multiple NSI8200 devices connected to a bus by their Side 2 pins can communicate with each other and with other I²C compatible devices.

The Side 1 logic levels of NSI8200 are not standard I²C value. The low-level output voltage V_{OL} is greater than the high-level input voltage V_{IH} , as shown in Figure 8. 1. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the I²C bus.

The NSI8200 device is safety certified by UL1577 support several withstand isolation voltages ($3.75\text{kV}_{\text{RMS}}$, 5kV_{RMS}), while providing high electromagnetic immunity and low emissions at low power consumption. The I²C clock frequency of the NSI8200 is up to 2MHz. Wide supply voltage of the NSI8200 device support to connect with most digital interface directly, easy to do the level shifting. High system level EMC performance enhance reliability and stability of use.




Figure 8. 1 Simplified Channel Diagram




Figure 8. 2 OOK Based Modulation Scheme

8.2. Protection Features

In order to deal with the strong short current caused by the pull-up resistance being short circuited or the resistance value being lower than 5 ohms, the I2C bus pins on side 2 include a short circuit protection circuit to protect the bus pins (SDA2 and SCL2).

Thermal shutdown is integrated in the NSI8200 to protect the device from high current events. If the junction temperature of the device exceeds the thermal shutdown threshold of 175°C (typical), the device will shut down, disabling the I2C circuits and releasing the I2C bus. In addition, the shutdown condition is cleared when the junction temperature drops the thermal shutdown hysteresis temperature below the thermal shutdown temperature of the device.

8.3. Functional Modes

The Table 8. 1 shows the functional of NSI8200. The NSI8200 is high impedance output when VDDIN is unready and VDDOUT is ready as shown in.

Table 8. 1 Output Status vs Power Status

INPUT	VDD ₁ STATUS	VDD ₂ STATUS	OUTPUT	COMMENT
H	Ready	Ready	Z	Normal operation.
L	Ready	Ready	L	
X	Unready	Ready	Z	The output follows the same status with the input within 60µs after input side VDD1 is powered on.
X	Ready	Unready	Undetermined	The output follows the same status with the input within 60µs after output side VDD2 is powered on.

1. H = High Level; L = Low Level; Z = High Impedance or Float; X = Irrelevant.

9. Application Note

9.1. PCB Layout

The NSI8200 requires a $0.1 \mu\text{F}$ bypass capacitor between VDD_1 and GND_1 , VDD_2 and GND_2 . The capacitor should be placed as close as possible to the package. Figure 9.1 to Figure 9.4 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. The pull-up resistors required for both Side 1 and Side 2 buses. And the value of the resistors depends on the number of I^C devices on the bus.




Figure 9.1 NSI8200-DSPR Recommended PCB Layout
—Top Layer



Figure 9.2 NSI8200-DSPR Recommended PCB Layout
—Bottom Layer




Figure 9.3 NSI8200-DSWR Recommended PCB Layout
—Top Layer






Figure 9.4 NSI8200-DSWR Recommended PCB Layout
—Bottom Layer

10. Package Information




NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

Figure 10.1 SOP8 Package Shape and Dimension in millimeters




LAND PATTERN EXAMPLE(mm)



SOLDER MASK DETAILS

Figure 10.2 SOP8 Package Board Layout Example



NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

Figure 10.3 SOW16 Package Shape and Dimension in millimeters






Figure 10.4 SOW16 Package Board Layout Example



NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

Figure 10.5 SOWW8 Package Shape and Dimension in millimeters



LAND PATTERN EXAMPLE(mm)

SOLDER MASK DETAILS


Figure 10.6 SOWW8 Package Board Layout Example

11. Order Information

Part No.	Isolation Rating(kV)	Number of Side 1 Inputs	Number of Side 2 Inputs	Max Data Rate (MHz)	Operating Temperature	MSL	Package Type	Package Drawing	SPQ
NSI8200-DSPR	3.75	2	2	2	-40 to 125 °C	1	SOP8	SOP8	2500
NSI8200-DSWR	5	2	2	2	-40 to 125 °C	2	SOP16(300mil)	SOW16	1000
NSI8200-DSWWAR	8	2	2	2	-40 to 125 °C	3	SOP8(600mil)	SOWW8	1000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.



Part Number Rule:



12. Documentation Support


Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSI8200-DSPR	Click here	Click here	Click here	Click here
NSI8200-DSWR	Click here	Click here	Click here	Click here
NSI8200-DSWWAR	Click here	Click here	Click here	Click here

13. Tape and Reel Information



PRODUCT SPECIFICATION						
TAPE WIDTH	ØA ±2.0	ØN ±2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	8.4 ^{+1.5} _{-0.0}	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 ^{+2.0} _{-0.0}	18.4		5.5
16MM	330	178	16.4 ^{+2.0} _{-0.0}	22.4		5.5
24MM	330	178	24.4 ^{+2.0} _{-0.0}	30.4		5.5
32MM	330	178	32.4 ^{+2.0} _{-0.0}	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10 ¹²	ANTISTATIC	ALL TYPES
B	10 ⁸ TO 10 ¹¹	STATIC DISSIPATIVE	BLACK ONLY
C	10 ⁵ & BELOW 10 ⁵	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10 ⁸ TO 10 ¹¹	ANTISTATIC (COATED)	ALL TYPES

**NOTES:**

1. Cumulative Tolerance of 10 sprocket holes is ± 0.20 .
2. All dimensions in millimeters unless otherwise stated.
3. Surface resistivity: $10^5 \sim 10^9 \Omega$




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


Figure 13. 1 Tape and Reel Information of SOP8




**ARBOR HOLE
DETAIL A**
SCALE : 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	øA ±2.0	øN ±2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	8.4^{+1.5}_{-0.0}	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4^{+2.0}_{-0.0}	18.4		5.5
16MM	330	178	16.4^{+2.0}_{-0.0}	22.4		5.5
24MM	330	178	24.4^{+2.0}_{-0.0}	30.4		5.5
32MM	330	178	32.4^{+2.0}_{-0.0}	38.4		5.5

SURFACE RESISTIVITY				
LEGEND	SR RANGE	TYPE	COLOUR	
A	BELLOW 10¹²	ANTISTATIC	ALL TYPES	
B	10⁸ TO 10¹¹	STATIC DISSIPATIVE	BLACK ONLY	
C	10⁸ & BELOW 10⁵	CONDUCTIVE (GENERIC)	BLACK ONLY	
E	10⁸ TO 10¹¹	ANTISTATIC (COATED)	ALL TYPES	



1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy .
4. All dimensions meet EIA-481 requirements.
5. Thickness : 0.30 ± 0.05 mm.
6. Packing length per 22" reel : 378 Meters.
7. Component load per 13" reel : 1000 pcs.
8. Surface resistivity : $10^5 \sim 10^{10} \Omega$



W	16.00 ± 0.20
A0	10.75 ± 0.10
B0	10.70 ± 0.10
K0	2.80 ± 0.10
K1	2.50 ± 0.10

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE





Figure 13.2 Tape and Reel Information of SOW16



PRODUCT SPECIFICATIONS					
TAPE WIDTH	ϕA^{+2}_{-2}	ϕN^{+2}_{-2}	$H1^{+2}_{-0}$	$H2^{+1}_{-1}$	$W^{+3.5}_{-0.2}$
24MM	330	100	24.4	28.6	24.4

NOTES:

1. MATERIAL: DISSIPATIVE (BLACK)
2. FLANGE WARPAGE: 3 MM MAXIMUM 5
3. ALL DIMENSIONS ARE IN MM
4. ESD - SURFACE RESISTIVITY-10 TO 10 OHMS/SQ
5. GENERAL TOLERANCE: ± 0.25 MM





Figure 13.3 Tape and Reel Information of SOWW8

14. Revision History

Revision	Description	Date
1.0	Original	2023/11/15
1.1	Update SOWW8 Package	2024/5/10

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd